We prove an exponential lower bound on the length of cutting plane proofs. The proof uses an extension of a lower bound for monotone circuits to circuits which compute with real numbers and use nondecreasing functions as gates. The latter result is of independent interest, since, in particular, it implies an exponential lower bound for some arithmetic circuits.
Introduction
The problem of proving lower bounds on the length of propositional proofs is generally recognized as one of the most important problems in logic and complexity theory. Its importance stems from its relation to independence results in bounded arithmetic and to the problem NP ? = coNP, see 17] . There is no general technique available, which would work for all propositional proof systems (this is needed to prove that NP 6 = coNP). Therefore we are trying to extend our current methods to stronger and stronger systems.
The rst important step was Haken's exponential lower bound on the length of resolution proofs 13]. Using a di erent technique (so called random restrictions) exponential lower bounds were obtained for bounded depth Frege systems, which can be considered as extensions of the resolution system 2, 16, 3] . Another strengthening of resolution is the cutting plane proof system. It originated in integer linear programming 12] . As a propositional proof system, it was rst considered in 9]. The basic idea is to prove using a few elementary rules that a system of linear equations with integer coe cients does not have a 0{1 solution. The system will be de ned below. The main result of this paper is an exponential lower bound on the length of proofs in the cutting plane proof system.
The idea of the lower bound proof goes back to Kraj cek's paper 16] . There he proposed to use interpolation theorem to reduce lower bounds on the lengths of propositional proofs to lower bounds on circuits. Such an idea was implicitly used by Bonet, Pitassi and Raz in 4]. Razborov used interpolation in the context of bounded arithmetic 23]. In 18] Kraj cek stated explicitly and proved interpolation theorems for certain proof systems using which it is possible to reduce the problem of proving lower bounds on the length of propositional proofs to lower bounds on the circuit size of explicit boolean functions. In particular he proved that for the resolution system and cutting plane system with a restriction on the size of coe cients (the restriction is that the absolute value of the coe cients in the inequalities used in the proof is bounded by a polynomial in the size of the proof). For such cutting plane proofs this generalizes the earlier result of Bonet, Pitassi and Raz 4] .
In both cases, resolution and cutting planes, the reduction is to lower bounds on monotone boolean circuits. In this paper we give di erent proofs of the interpolation theorems of Kraj cek. Our proofs provide more information about the connection between the proofs and the interpolating circuits. In this way we extend the theorem about cutting plane proofs to the general case where, in contrast to the previous results, there is no restriction on the coe cients.
Our reduction for cutting plane proofs does not lead to a class of circuits which has been considered before. We need circuits that compute with arbitrary integers and use certain monotone operations. It turns out that the original proof of Razborov 22] can be easily extended not only to such circuits, but in fact to monotone circuits over real numbers, by which we mean circuits which use real numbers and arbitrary nondecreasing real functions of bounded fan-in as gates. In particular such circuits may use the standard arithmetic operations +; ; exp; monotone threshold functions etc. Exponential lower bounds on the size of monotone arithmetic circuits, i.e., circuits with only + and , had been proved before 24], but they seem to depend heavily on the restricted set of operations.
Independently of us S.A. Cook has observed that another proof of an exponential lower bound on monotone boolean circuits can be extended to monotone real circuits which gives, using our reduction, an exponential lower bound on the lengths of cutting planes proofs for another sequence of tautologies. The proof on monotone circuits, due to A. Haken 14] , uses a di erent boolean function (Broken Mosquito Screen) and is simpler than the previous proofs. Let us note that neither of the two exponential lower bounds for monotone real circuits implies the other one.
Interpolation
Our discussion of this subject will be rather brief as recently this subject has been dealt with in length in 18].
The propositional version of a classical theorem of Craig 10, 11] states that for a given valid implication ( p; q) ! ( p; r), where p; q; r are disjoint sets of propositional variables, there exists a formula I( p), which contains only the common variables p, such that both ( p; q) ! I( p) and I( p) ! ( p; r) are valid. In this form it is a trivial fact, but Craig proved more. He gave a way of constructing the interpolant I( p) from a proof of ( p; q) ! ( p; r).
This implies that the complexity of the interpolant is bounded in some way by the complexity of the proof. This suggest the following way of proving lower bounds: suppose we can show that ( p; q) ! ( p; r) does not have a simple interpolant, then it cannot have a simple proof.
The original proof uses cut-elimination, hence the resulting interpolant is exponentially large in general. Then we can hardly deduce any limitations on the complexity of the interpolant. In fact, in order to be able to get bounds on the complexity of interpolants one has to consider I( p) as a boolean circuit. More generally, we can think of an interpolant as a procedure which for a given input a decides whether ( a; q) is false or ( a; r) is true (one of these two possibilities is always true).
Now it is more natural to consider a valid disjunction A( p; q) _ B( p; r) and look for a procedure which decides which of the two A( a; q); B( a; r) is true for a given input a. It is possible that both disjuncts are true in which case the procedure can choose any of them. Equivalently we can search for an unsatis able disjunct. We shall call such a procedure an interpolant of A( p; q)_B( p; r). This is justi ed by the fact that a polynomial time procedure can always be converted to a polynomial size circuit I( p). Kraj cek 18] has proved that for A( p; q); B( p; r) sets of clauses one can construct an interpolant I( p) from a resolution refutation of A( p; q) _ B( p; r) such that I( p) is a circuit whose size is polynomial in the length of the proof. He actually gets a polynomial time decision procedure which can be equivalently stated as having a polynomial time algorithm for constructing the interpolating circuits. Furthermore he proves a similar theorem for cutting plane proofs, however the function which bounds the size of the interpolant circuit depends also on the maximal absolute value of the coe cients used in the proof. The most striking fact is that, using a very mild assumption about the sets of clauses A( p; q); B( p; r), one can strengthen the conclusion so that the interpolating circuits are monotone boolean circuits i.e., circuits in basis f0; 1;^; _g. The assumption is that in one of the sets A( p; q) or B( p; r) all p occur positively or only negatively. This is very important, since there are exponential lower bounds on the size of monotone boolean functions computing explicitly given monotone boolean function e.g. 22] , while in the nonmonotone case the best bounds are only linear. In this way the lower bound problem for resolution can be reduced to the known lower bounds in boolean complexity.
To be more precise we should note that a lower bound for monotone circuits computing an explicitly given boolean function does not automatically give a lower bound for a propositional proof system for which such an interpolation theorem is provable. There are several parallels of propositional proof complexity theory and boolean complexity theory. In the previous known relations there was always some apparent similarity, but the relation of resolution proofs to monotone circuits is a surprise. Now you can easily include a lower bound for resolution proofs in your course on circuit complexity. Kraj cek 18] gives two proofs of the interpolation theorem for resolution. We shall give yet another proof. The reason is that our proof gives more insight in the matter, in particular, the same idea enables us to prove our main result which is an exponential lower bound for unrestricted cutting plane proofs.
Resolution
Propositional resolution proof system is one of the weakest proof systems, however it is very important in arti cial intelligence, as it constitutes an essential part of many automated theorem provers. We shall de ne it as the proof system which uses elementary disjunctions i.e. The basic idea of our approach to interpolation theorems is very simple; we shall explain it on the resolution system. Suppose that we have a proof P of the empty clause from clauses A i ( p; q); i 2 I, B j ( p; r); j 2 J where p; q; r are disjoint sets of propositional variables.
An interpolant is a circuit C( p) such that for an assignment a of 0's and 1's for p, if C outputs 0, then A i ( a; q); i 2 I are unsatis able, and if C outputs 1, then B j ( a; r); j 2 J are unsatis able. Clearly, instead of constructing C, it su ces to describe a polynomial time algorithm which on a produces 0 if A i ( a; q); i 2 I are unsatis able, and 1 if B j ( a; r); j 2 J are unsatis able. The trick is to try to get more: a refutation proof from A i ( a; q); i 2 I or a refutation proof from B j ( a; r); j 2 J. Actually, this can be done quite easily. Observe that variables q can be mixed with variables r in P only using a resolution along a variable p k . Since we have substituted constants for variables p, the resolutions along p k 's can be omitted and thus a clause containing both kinds of variables will never appear. Thus P splits into components and we take the component which contains the nal empty clause of the original proof. This is the proof that we wanted.
A closer analysis, which we shall present below, shows that in fact we can use the original proof as a \skeleton" for the circuit (provided we choose a suitable basis of connectives for the circuit). Thus we get a very close relation between the proof and the interpolating circuit.
The ternary connective sel (selector) is de ned by sel(0; x; y) = x and sel(1; x; y) = y.
Theorem 1 Let P be a resolution proof of the empty clause from clauses A i ( p; q); i 2 I, B j ( p; r); j 2 J where p; q; r are disjoint sets of propositional variables. Then there exists a circuit C( p) such that for every 0-1 assignment a for p C( a) = 0 ) A i ( a; q); i 2 I are unsatis able, and C( a) = 1 ) B j ( a; r); j 2 J are unsatis able; the circuit C is in basis f0; 1;^; _; selg and its underlying graph is the graph of the proof P.
Moreover, we can construct in polynomial time a resolution proof of the empty clause from clauses A i ( a; q); i 2 I if C( a) = 0, respectively B j ( a; r); j 2 J if C( a) = 1; the length of this proof is less than or equal to the length of P.
Theorem 2 Suppose moreover that either all variables p occur in A i ( p; q); i 2 I only positively or all variables p occur in B i ( p; r); j 2 J only negatively, then one can replace the selector connective sel by a monotone ternary connective.
As consequences of the relation between the proof and the circuit we get that the size of the circuit is at most the size of the proof and that the circuit is a formula, if the proof is in a tree form (the last statement had also been proved by Kraj cek 18] ). Note also that the monotone circuit from Theorem 2 can be transformed into a usual monotone circuit, i.e. circuit in basis f0; 1;^; _g, by increasing the size of the circuit only linearly.
Proof of Theorem 1. First we describe the transformation of the proof for a given assignment p 7 ! a. Once we get an assignment for p, we can eliminate all these variables from the proof, but we shall do it in two stages, as we shall need more information about this process when constructing the circuit explicitly.
Let us call a clause q-clause, resp. r-clause, if it contains only variables p; q resp. p; r. We shall call a clause q-clause, resp. r-clause also in the case that the clause contains only variables p or is empty, but its ancestors are q-clauses, resp. r-clauses.
1. In the rst stage we replace each clause of P by a subclause so that each clause in the proof is either q-clause or r-clause. We start with the initial clauses, which are left unchanged and continue along the derivation P. 2. Now delete the clauses which contain a p literal with value 1, and remove all p literals from the remaining clauses. Thus we get a valid derivation of the nal empty clause from the reduced initial clauses. If this nal clause is a q-clause, the proof contains a subproof using only the reduced clauses A i ; i 2 I; if it is an r-clause, the proof contains a subproof using only the reduced clauses B j ; j 2 J. 3 . The circuit C is constructed so that the value computed at a gate corresponding to a clause ? will determine if it is transformed into a q-clause or an r-clause. We assign 0 to q-clauses and 1 to r-clauses.
Thus the circuit is constructed as follows. Put constant 0 gates on clauses A i ; i 2 I and constant 1 gates on clauses B j ; j 2 J. Now consider three cases as above. Cutting plane system is also a refutation system: we want to refute a set of inequalities by deriving a contradiction, represented as 0 1. The completeness of this system was proved by Gomory 12 ] (see also Schrijver 25] for an extension). For an exposition of cutting plane algorithms see e.g. 20, 8] .
The expressive power of inequalities is at least as big as of clauses: the validity of a clause The idea of the proof of the interpolation theorem for cutting planes proofs is the same: given an assignment for the common variables p, we want to split the proof, so that we get a refutation either from q-clauses or from r-clauses. Now the rule which can mix variables q with variables r is the addition of two inequalities. Thus our strategy is not to perform this rule in such a case and keep two inequalities. In the original proof this would spoil the divisibility condition for the division rule, but as we replace variables p by an assignment, we can treat them as a part of the constant term and we do not need the divisibility condition for them. Now we shall do it in more details. The addition rule will be simulated by performing additions of the rst inequalities from pairs and the second inequalities in the pairs in parallel. This clearly preserves the properties that we need. The multiplication rule is simulated in a similar way.
The division rule is also performed in parallel on the two inequalities in the pair. The divisibility condition is clearly satis ed, as we have the same coe cients at variables q and r as in the original proof. Let us check that the pair of inequalities is at least as strong as the original inequality after we perform a division rule. This means that for a positive integer h which divides all e k 's, we need In order to see that the above procedure can be done in polynomial time in the binary length of A i ; i 2 I; B j ; j 2 J and the number of inequalities, we need a polynomial upper bound on the binary lengths of D i 's. In general we cannot bound the coe cients in the proof in such a way, but Clote and Buss 5] proved that each proof P can be transformed into another proof P 0 such that P 0 is at most polynomially longer than P and all the coe cients in P 0 have polynomially bounded binary length.
Finally use the well-known transformation of polynomial time algorithms into sequences of polynomial size circuits.
2
To state a monotone version of the above theorem, we de ne a new class of circuits.
De nition 1 A monotone real circuit is a circuit which computes with real numbers and uses arbitrary nondecreasing real unary and binary functions as gates.
We say that a monotone real circuit computes a boolean function (uniquely determined by the circuit), if for all inputs of 0's and 1's the circuit outputs 0 or 1.
Clearly such circuits can compute only monotone boolean functions. This class includes the class of monotone boolean circuits, since we can think of^resp. _ as min resp. max.
(In fact,^resp. _ can be computed using only + and division with rounding up, which are the operations that we will need in the simulation of cutting planes proofs.) Moreover monotone real circuit can use +; etc. This is a much bigger class of circuits than is needed for the next theorem, but the lower bound method works equally well for such a class, thus we do not have to restrict it. Proof. Let us rst realize that we only need to compute the constant D 0 (or only D 1 ) corresponding to the nal inequality. We shall assume w.l.o.g. that coe cients c i;k are nonnegative. Then it will be more convenient to talk about ?D 0 . To this end we only need to compute successively ?D 0 from each pair. As in the case of resolution proofs, we can use the graph of the proof for constructing a circuit. The gates will produce the new ?D 0 from the previous ones. The circuit has 0 and 1 inputs, but computes arbitrary integers in the inner gates. Let us see what gates do we need. In general we need:
1. addition of an integer constant, 2. multiplication by an integer constant, 3. addition, 4. division by a positive integer constant with rounding down, 5. to get a 0-1 output we add a threshold gate as the output gate (the unary gate t de ned by t(x) = 1 if x 1 and t(x) = 0 otherwise). All the operations are nondecreasing except for multiplications by negative constants. In general they are needed in the initial inequalities, where for We do not know, if the real monotone circuits resulting from cutting plane proofs can be transformed into a boolean monotone circuit in such a way that the size increases only polynomially. The only transformation that we know of depends also on the size of the numbers that occur in the proof (in the integer valued circuit). The simulation is based on representing the computed integers in unary notation. First replace each multiplication by a constant by several additions. Then addition and division with rounding up can be computed by polynomial size monotone boolean circuits (e.g. addition can be computed by boolean convolution). In this way one can strengthen a theorem of Kraj cek 18]:
Theorem 5 Under the same assumptions as in Theorem 3 and assuming moreover that all the coe cients c i;k are nonnegative, or all the coe cients c 0 i;k are nonpositive, one can construct a monotone boolean interpolating circuit C such that its size is bounded by a polynomial in the number of variables, the number of inequalities and the maximal absolute value of a coe cient which occurs in the proof P. 2 5 An exponential lower bound on the size of monotone circuits over reals
In this section we prove an exponential lower bound on monotone real circuits computing the clique function. Before we start the proof a few remarks about the computational model are in order.
As we use arbitrary monotone gates, the arithmetical structure of the real numbers R will not be used for the lower bound, we use R as a \universal" linearly (=totally) ordered domain. Furthermore, the restriction to fan-in two gates is not essential, we could consider any constant ( 2) fan-in (actually also some slowly growing). Let us also note that there are in nitely many already unary nondecreasing real functions, so we do not assume the basis to be nite. Thus our lower bound is very strong in the sense that it covers a lot of natural models of computation.
The idea of the lower bound on the size of monotone circuits over reals is also very simple. Take the original proof for monotone boolean circuits of Razborov 22] and replace everywhere monotone boolean functions by monotone real functions (to get a better bound, we shall use an improved version of the original proof as presented in 26]). Surprisingly, this needs only a few inessential changes in the proof. A reader familiar with Razborov's proof would need only a few hints to do it himself, thus, perhaps, the main contribution of this paper is in realizing the importance of such circuits. Nevertheless, to make the paper selfcontained we shall give the whole proof.
For those unfamiliar with Razborov's proof we shall explain the basic idea of his approximation method. Let us consider n-variate real functions instead of boolean functions and nondecreasing binary real functions as gates, as this is what we shall need in our proof (let us forget about unary functions and constants for a moment). Suppose that we want to show that a function F 0 cannot be computed by a small circuit. We take a subclass of all n-variate functions, say F and de ne a distance between n-variate functions. If the distance between F andF is small, we say thatF approximates F well. Now we need three properties 1. the projection functions x i are in F, 2. if F 1 ; F 2 2 F and g is a nondecreasing binary real function, then there is a very good approximationF of g(F 1 ; F 2 ) which is in F, 3. everyF 2 F is a very bad approximation of F 0 .
Then one argues that F 0 cannot be computed by a small circuit, since a big error cannot accumulate in a small circuit. This is an oversimpli cation of what is really going on. Also the word \approximation" is misleading. It can happen that a good approximator of an F never produces the same value as F (nor a value which is close to it in the sense of the topology of the reals). 1 This is due to a special way of measuring the distance. There are two subsets of inputs, say B and C, all inputs from B are rejected (the function gives 0 on them), all inputs from C are accepted (the function gives 1 on them). Let anF be an intended approximator for an F.
An input a 2 B is bad, ifF(a) > F(a), and an input a 2 C is bad, ifF(a) < F(a); we do not care for the remaining inputs. The distance is de ned to be the number of bad inputs. A moment re ection su ces to realize that it is the right de nition. If we want to get a function F 0 which gives 0 on B and 1 on C, it is enough to get a function which is 0 on B and 1 on C, since applying one more monotone gate (the threshold gate) we get such an F 0 . Also ifF(a) < F(a) for an a 2 B or ifF(a) > F(a) for an a 2 C, then on this input F is \even better" than F.
Here is our lower bound. . We shall modify the concepts so that we can talk about real valued functions instead of boolean functions and set systems. We shall talk about monotone real functions, meaning real functions which are nondecreasing w.r.t. the set inclusion ordering or natural ordering of boolean vectors or the ordering of the real numbers R, depending on the domain on which they are de ned.
Let n be the size of the vertex set, let V = f1; : : :; ng. We denote by X] k , resp X] k the set of subsets of X of size k, resp. k. Let, furthermore, integer parameters l; r and m be xed so that l m, 4rm n. We shall use the same relation`as in the boolean case W For a given real monotone circuit we de ne inductively approximations of the functions computed at the gates as follows. We assume that for each approximating functionsF there is an f 2 F l;r such thatF = hfi.
IfF is an approximation of F and a unary operation is applied to it, then we take (F) as the approximation of (F). IfF 1 ;F 2 are approximations of F 1 ; F 2 and a binary operation is applied to them, then we take the functions f 1 ; f 2 2 F l;r such thatF i = hf i i and take h(f 1 f 2 ) i as the approximation of F 1 F 2 . Note that the de nition is the same for operation of any number of arguments, only accidentally for unary operations we do not have to take the closure. Thus unary operations do not introduce errors.
Let f : V ] l ! R be monotone. We shall say that W 2 V ] l is f-minimal, if for every U W (strict inclusion), f(U) < f(W). Let G be a nonempty graph. Then we know that hfi(G) = f(W) for some at least two-element clique of G. Furthermore we can take an f-minimal U such that U W and f(U) = f(W) = hfi(G); this U may have size 0 or 1. Lemma 1 Let f 2 F l;r , let k l be given. Then the number of f-minimal sets W 2 V ] k is at most (k + 1)(r ? 1) k .
Proof. By induction on r = 2; 3; : : :. To get a lower bound on cutting plane proof systems we need a set of inequalities which satis es Theorem 4 and for which the decision of which of the two subsets is not satis able is equivalent to the decision between a clique of size m and a complete m ? 1-partite graph.
We shall use essentially the same inequalities as in 18, 4] . To get it, we rst write the statement a graph either does not contain a clique of size m, or it is not m ? 1-colorable as a propositional tautology. This can be done as a DNF, hence its negation is equivalent to a set of clauses. Finally, any clause can be easily expressed as an inequality. Now one has only to check that we get the right signs at the coe cients. Let us write down the inequalities. Let n and m be given. We shall use variables p i;j , 1 i < j n to code a graph on n vertices; variables q k;i will code a one-to-one mapping from an m element set into the vertices of the graph; variables r i;l will code an m?1-coloring of the graph. Hence the following inequalities express that a graph contains a clique of size m and it is m ? 1-colorable. 
X l r i;l 1; for i = 1; : : :; n; (4) p i;j + r i;l + r j;l 2; for 1 i < j n; l = 1; : : : ; m ? 1:
The decision whether the rst three are inconsistent or the last two are inconsistent is equivalent to the decision whether the graph coded by p i;j 's does not contain an m-clique or it is not m ? 1-colorable.
Note that those p i;j 's which occur with q k;i 's have positive signs, and those p i;j 's which occur with r i;l 's have negative signs (if represented using only ). It is su cient to have one of these properties, in order to get monotone circuits.
Hence by Theorems 4 and 6 we have:
Corollary 7 Any cutting plane proof of 0 1 from the inequalities (1) { (5) For lower bounds on cutting plane proofs we only need two kinds of monotone gates, addition and division with rounding up. The lower bound on monotone real circuits gives us, however, much more. Can we use it to obtain exponential lower bounds for proofs in a proof system stronger than cutting planes, say, some extension of cutting plane proof system? Let us note that there is a real polynomial which gives 1 on all cliques of size m and 0 on all complete m ? 1 partite graphs (take the sum of monomials where each monomial is the product of variables corresponding to the edges of a clique). Thus such a function can be computed by arithmetic circuits with + and . Our Theorem 6 implies that every arithmetic circuit with nondecreasing operations which computes such a function is exponentially large. Of course, this function does not occur often in algebraic computations, but, perhaps, some modi cations of the proof may give good lower bounds for more \practical" algebraic functions.
The extension of the lower bound from monotone boolean circuits to monotone real circuits shows the power of Razborov's method on the one hand. On the other hand, it gives us another explanation why the method requires monotonicity. It is easy to construct a circuit with n ? 1 binary real monotone gates which gives di erent reals to di erent boolean inputs. Hence extending it with one nonmonotone unary gate we can compute any boolean function using n gates. Thus the method fails even for circuits with a single nonmonotone gate.
The problem of proving exponential lower bounds for stronger proof systems, in particular for Frege systems and Extended Frege systems, remains open. There are strong indications that an approach based on interpolation theorems is not applicable for such systems, or must be essentially modi ed. Namely, if the encryption scheme RSA is secure, then the e ective interpolation theorem fails for Extended Frege systems, see 19] . It is likely that it fails also for Frege systems, but we do not know. In any case there are weaker versions that may be still true. In particular we do not know if the following is true:
Problem. Suppose that '( p) _ ( q) has a Frege proof P, where '( p); ( q) have disjoint sets of variables p; q. Does there exist a proof P 0 either of '( p) or of ( q) whose size is polynomial in the size of P and '( p) _ ( q)? 
